The PSEC4 custom integrated circuit was designed for the recording of fast waveforms for use in largearea time-of-flight detector systems. The ASIC has been fabricated using the IBM-8RF 0.13 µm CMOS process. On each of 6 analog channels, PSEC4 employs a switched capacitor array (SCA) 256 samples deep, a ramp-compare ADC with 10.5 bits of DC dynamic range, and a serial data readout with the capability of region-of-interest windowing to reduce dead time. The sampling rate can be adjusted between 4 and 15 Gigasamples/second [GSa/s] on all channels and is servo-controlled on-chip with a low-jitter delay-locked loop (DLL). The input signals are passively coupled on-chip with a -3 dB analog bandwidth of 1.5 GHz. The power consumption in quiescent sampling mode is less than 50 mW/chip; at a sustained trigger and readout rate of 50 kHz the chip draws 100 mW. After fixed-pattern pedestal subtraction, the uncorrected integral non-linearity is 0.15% over an 750 mV dynamic range. With a linearity correction, a full 1 V signal voltage range is available. The sampling timebase has a fixed-pattern non-linearity with an RMS of 13%, which can be corrected for precision waveform feature extraction and timing.
Introduction
We describe the design and performance of PSEC4, a ≥10 Gigasample/second [GSa/s] waveform sampling and digitizing Application Specific Integrated Circuit (ASIC) fabricated in the IBM-8RF 0.13 µm complementary metal-oxide-semiconductor (CMOS) technology. This compact 'oscilloscope-on-a-chip' is designed for the recording of radio-frequency (RF) transient waveforms with signal bandwidths between 100 MHz and 1.5 GHz.
Background
The detection of discrete photons and high-energy particles is the basis of a wide range of commercial and scientific applications. In many of these applications, the relative arrival time of an incident photon or particle is best measured by extracting features from the full waveform at the detector output [1, 2] . Additional benefits of front-end waveform sampling include the detection of pile-up events and the ability to filter noise or poorly formed pulses.
For recording 'snapshots' of transient waveforms, switched capacitor array (SCA) analog memories can be used to sample a limited time-window at a relatively high rate, but with a latency-cost of a slower readout speed [3, 4] . These devices are well suited for triggered-event applications, as in many high energy physics experiments, in which some dead-time on each channel is acceptable. With modern CMOS integrated circuit design, these SCA sampling chips can be compact, low power, and have a relatively low cost per channel [4] .
Over the last decade, sampling rates in SCA waveform sampling ASICs have been pushed to several GSa/s with analog bandwidths of several hundred MHz up to ∼1 GHz [5, 6] . As a scalable front-end readout option coupled with the advantages of waveform sampling, these ASICs have been used in a wide range of experiments; such as high-energy physics colliders [6] , gamma-ray astronomy [7, 8] , high-energy neutrino detection [9, 10] , and rare decay searches [11, 12] .
Motivation
A natural extension to the existing waveform sampling ASICs is to push design parameters that are inherently fabrication-technology limited. Parameters such as sampling rate and analog bandwidth are of particular interest considering the fast risetimes (τ r ∼ 60 -500 ps) and pulse widths (FWHM ∼ 200 ps -1 ns) of commercially available and novel technologies of micro-channel plate (MCP) and silicon photomultipliers [13, 14, 15] . These and other fast photo-optical or RF devices require electronics matched to the speed of the signals.
The timing resolution of discrete waveform sampling is intuitively dependent on three primary factors as described by Ritt 4 [16] :
where SNR is the signal-to-noise ratio of the pulse, τ r is the 10-90% rise-time of the pulse, and N samples is the number of independent samples on the rising edge within time τ r . The motivation for oversampling above the Nyquist limit is that errors due to uncorrelated noise, caused both by random time jitter and charge fluctuations, are reduced by increasing the rising-edge sample size. Accordingly, in order to preserve the timing properties of analog signals from a fast detector, the waveform recording electronics should 1) be low-noise, 2) match the signal bandwidth, and 3) have a fast sampling rate relative to the signal rise-time.
Towards 0.13 µm CMOS
The well-known advantages of reduced transistor feature size include higher clock speeds, greater circuit density, lower parasitic capacitances, and lower power dissipation per circuit [17] . The sampling rate and analog bandwidth of waveform sampling ASICs, which depend on clock speeds, parasitic capacitances, and interconnect lengths, are directly enhanced by moving to a smaller CMOS technology. Designing in a smaller technology also allows clocking of an on-chip analog-to-digital converter (ADC) at a faster rate, reducing the chip dead-time.
With the advantages of reduced transistor feature sizes also comes increasingly challenging analog design issues. One issue is the increase of leakage current. Leakage is enhanced by decreased source-drain channel lengths, causing subthreshold leakage (V GS < V T H ), and decreased gate-oxide thickness, which promotes gate-oxide tunneling [18] . Effects of leakage include increased quiescent power dissipation and potential non-linear effects when storing analog voltages. Another design issue of deeper sub-micron technologies is the reduced dynamic range [18] . The available voltage range is given by (V DD -V T H ), where V DD is the supply voltage and V T H is the threshold, or 'turnon', voltage for a given transistor. For technologies above 0.1 µm, the (V DD -V T H ) range is decreased with downscaled feature sizes to reduce high-field effects in the gate-oxide [18] . In the 0.13 µm CMOS process, the supply voltage V DD is 1.2 V and the values of V T H range from 0.42 V for a minimum-size transistor (gate length 120 nm) to roughly 0.2 V for a large transistor (5 µm) [19, 20] .
The potential of waveform sampling design in 0.13 µm CMOS was shown with two previous ASICs. A waveform sampling prototype, PSEC3, achieved a sampling rate of 15 GSa/s and showed the possibility of analog bandwidths above 1 GHz [21] . Leakage and dynamic range studies were also performed with this chip. In a separate 0.13 µm ASIC, fabricated as a test-structure chip called CHAMP, a 25 GSa/s sampling rate rate was achieved using low V T H transistors [22] . The performance and limitations of these chips led to the optimized design of the PSEC4 waveform digitizing ASIC. The fabricated PSEC4 die is shown in Figure 1 .
In this paper, we describe the PSEC4 architecture ( §2), and experimental performance ( §3).
Architecture
An overview of the PSEC4 architecture and functionality is shown in Figure 2 . A PSEC4 channel is a linear array of 256 sample points and a threshold-level trigger discriminator. Each sample point in the array is made from a switched capacitor sampling cell and an integrated ADC circuit as shown in Figure 3 .
To operate the chip, a field-programmable gate array (FPGA) is used to provide timing control, clock generation, readout addressing, data management, and general configurations to the ASIC. Several analog The write strobe passes the VCDL-generated sampling rate to the sample-and-hold switches of each SCA cell. Each cell is made from a switched capacitor sampling cell and integrated ADC counter, as shown in Figure 3 . The trigger signal ultimately comes from the FPGA, in which sampling on every channel is halted and all analog samples are digitized. The on-chip ramp-compare ADC is run with a global analog ramp generator and 1 GHz clock that are distributed to each cell. Once digitized, the addressed data are serially sent off-chip on a 12-bit bus clocked at up to 80 MHz.
voltage controls are also required for operation, and are provided by commercial digital-to-analog converter (DAC) chips.
Further details of the chip architecture, including timing generation ( §2.1) sampling and triggering ( §2.2), and analog-to-digital conversion ( §2.3), are outlined in the following sections.
Timing Generation
The sampling signals are generated with a 256-stage Voltage-Controlled Delay Line (VCDL), in which the individual stage time delay is adjustable by two complementary voltage controls. There is a single VCDL that distributes the timing signals to the entire chip. Each stage in the VCDL is an RC delay element made from a CMOS current-starved inverter. The inverse of the time delay between stages sets the sampling rate. Rates of up to 17.5 GSa/s are possible with PSEC4 as shown in Figure 4 . When operating the VCDL without feedback, the control voltage is explicitly set and the sampling rate is approximately given by
Typically, the servo-locking will be enabled and the VCDL is run as a delay-locked loop (DLL). In this case, the sampling rate is automatically set by the input write clock frequency. The stability of the sampling rate The sampling cell input, V in , is tied to the on-chip 50Ω input microstrip line. Transistors T1 and T2 form a dual-CMOS write switch that facilitates the sample-and-hold of V in on C sample , a 20 fF capacitance referenced to V ped. The switch is toggled by the VCDL write strobe while sampling ( Figure 2 ) or an ASIC-global trigger signal when an event is to be digitized. When the ADC is initiated, a global 0.0-1.2 V analog voltage ramp is sent to all comparators, which digitizes the voltage on C sample using a fast ADC clock and 12-bit counter. To send the digital data off-chip, the register is addressed using Read enable. is negatively correlated with the slope magnitude as the VCDL becomes increasingly sensitive to noise. The slowest stable sampling rate is ∼4 GSa/s.
A 'write strobe' signal is sent from each stage of the VCDL to the corresponding sampling cell in each channel. The write strobe passes the VCDL-generated sampling rate to the sample-and-hold switch of the cell as shown in Figure 3 . To allow the sample cell enough time to fully charge or discharge when sampling, the write strobe is extended to a fixed duration of 8× the individual VCDL delay stage. In sampling mode, a 'sampling block' made of 8 adjacent SCA sampling cells continuously tracks the input signal.
To servo-control the VCDL at a specified sampling rate and to compensate for temperature effects and power supply variations, the VCDL can be delay-locked on chip. The VCDL forms a delay-locked loop (DLL) when this servo-controlled feedback is enabled. The servo-control circuit is made of a dual phase comparator and charge pump circuit to lock both the rising and falling edges of the write clock at a fixed one-cycle latency [23] . A loop-filter capacitor is installed externally to tune the DLL stability.
With this DLL architecture, a write clock with frequency f in is provided to the chip, and the sampling is started automatically after a locking time of several seconds. The nominal sampling rate in GSa/s is set by 0.256·f in [MHz] , and the sampling buffer depth in nanoseconds is given by 10
of the PSEC4 design is the relatively small recording depth at high sampling rates due to the buffer size of 256 samples.
Sampling and Triggering
A single-ended, 256-cell SCA was designed and implemented on each channel of PSEC4. Each sampling cell circuit is made from a dual CMOS write switch and a metal-insulator-metal sampling capacitor as shown in Figure 3 . With layout parasitics, this capacitance is effectively 20 fF. During sampling, the write switch is toggled by the write strobe from the VCDL. To record an event, an external trigger, typically from an FPGA, overrides the sampling and opens all write switches, holding the analog voltages on the capacitor for the ADC duration (≤4 µs). Triggering interrupts the sampling on every channel, and is held until the selected data are digitized and read out.
The PSEC4 has the capability to output a threshold-level trigger bit on each channel. The internal trigger is made from a fast comparator, which is referenced to an external threshold level, and digital logic to latch and reset the trigger circuit. To form a PSEC4 trigger, the self-trigger bits are sent to the FPGA, which returns a global trigger signal back to the chip. In the internal trigger mode, the trigger round-trip time is 15-20 ns (depending on FPGA algorithm), which allows for the recording of a waveform before it is overwritten at 10 GSa/s.
ADC
Digital conversion of the sampled waveforms is done on-chip with a single ramp-compare ADC that is parallelized over the entire ASIC 5 . Each sample cell has a dedicated comparator and 12 bit counter as shown in Figure 3 . In this architecture, the comparison between each sampled voltage (V sample ) and a global ramping voltage (V ramp ), controls the clock enable of a 12-bit counter. When V ramp > V sample , the counter clocking is disabled, and the 12-bit word, which has been encoded by the ADC clock frequency and the ramp duration below V sample , is latched and ready for readout. Embedded in each channel is a 5-stage ring oscillator that generates a fast digital ADC clock, adjustable between 200 MHz and 1.4 GHz. The ADC conversion time, power consumption, and resolution may be configured by adjusting the ramp slope or by tuning the ring oscillator frequency.
Performance
Measurements of the PSEC4 performance have been made with several chips on custom evaluation boards shown in Figure 5 . The sampling rate was fixed at a nominal rate of 10.24 GSa/s. Here we report on bench measurements of linearity ( §3.1), analog leakage ( §3.2), noise ( §3.3), power ( §3.4), frequency response ( §3.5), sampling calibrations ( §3.6), and waveform timing ( §3.7). A summary table of the PSEC4 performance is shown in §3.8. The PSEC4 evaluation board. The board uses a Cyclone III Altera FPGA (EP3C25Q240) and a USB 2.0 PC interface. Custom firmware and acquisition software were developed for overall board control. The board uses +5 V power and draws <400 mA, either from a DC supply or the USB interface.
Linearity and Dynamic Range
The signal voltage range is limited by the 1.2 V core voltage of the 0.13 µm CMOS process [19] . To enable the recording of signals with pedestal levels that exceed this range, the input is AC coupled and a DC offset is added to the 50 Ω termination. This is shown in the Figure 2 block diagram, in which the DC offset is designated by V ped. The offset level is tuned to match the input signal voltage range to that of PSEC4.
The PSEC4-channel response to a linear pedestal scan is shown in Figure 6 . This is the average DC response over all 256 cells in a channel. A signal voltage range of 1 V is shown, as input signals between 100 mV and 1.1 V are fully coded with 12 bits. An integral non-linearity (INL) of better than 0.15% is shown for most of that range. The non-linearity and limited DC signal range near the voltage rails are due to transistor threshold issues in the comparator circuit.
The DNL of this response, shown by the linear fit residuals in Figure 6 , can be corrected by creating an ADC count-to-voltage look-up-table (LUT) that maps the input voltage to the PSEC4 output code. The raw PSEC4 data is converted to voltage and 'linearized' with a channel-averaged LUT.
Temperature Dependance
The ring oscillator ADC clock is the most temperature sensitive circuit and is servo-controlled using the FPGA to better than 0.1% over a wide temperature range as shown in Figure 7 . The ADC clock frequency was measured using 50k events at each temperature. Other temperature sensitive circuitry, including the chip-global ramp generator, are not feedback controlled.
The mid-range cell pedestal temperature dependence is shown in Figure 8 . Pedestal levels are computed for each cell by recording the average ADC baseline over several readouts. The pedestal variation is consistent with a linear trend of ∼8.5 ADC counts/ o C. This trend is common to all cells in PSEC4.
The count-to-voltage transfer also shows temperature variation due to changes in the ADC ramp slope. The average DC transfer curves at different temperatures are shown in Figure 9a . The count-per-voltage gain is extracted from a fit to the linear region of the DC transfer curve and is plotted in Figure 9b . Since the ADC ramp is common to all channels, the average DC tranfer gains of all channels are observed to have the same temperature dependence. To mitigate this effect, a feedback loop that serves the ramp current source could be implemented.
Sample Leakage
When triggered, the write switch on each cell is opened and the sampled voltage is held at high impedance on the 20 fF capacitor (Fig. 3) . Two charge leakage pathways are present: 1) sub-threshold conduction through the write switch formed by transistors T1 and T2; and 2) gate-oxide tunneling through the NFET at the comparator input. The observable leakage current is the sum of these two effects.
To measure the leakage current, a 300 ns wide, variable-level pulse was sent to a single PSEC4 channel. The room temperature PSEC4 leakage current as a function of input voltage over the full 1 V dynamic range is shown in Figure 10 . A pedestal level of V DD /2 = 0.6 V was set at the input. The measured leakage is shown in the 2-D histogram. A large spread (RMS ∼70 fA) is seen at each voltage level. Results from a 0.13 µm CMOS spice simulation show that the write-switch leakage is the dominant pathway. A small amount (≤100 fA) of NFET gate-oxide tunneling is also consistent with the data.
In normal operation, the ADC is started immediately after a trigger is registered. In this case, the analog voltage hold time is limited to the ADC conversion time. Assuming a constant current, the leakage-induced voltage change is given by
where ∆t is the ADC conversion time. With the maximum leakage current of ±500 fA and a conversion time of 4 µs, ∆V is ±100 µV. This value is at least 5× lower than the electronics noise.
Noise
After fixed-pattern pedestal correction and event-by-event baseline subtraction, which removes lowfrequency noise contributions, the PSEC4 electronic noise is measured to be ∼700 µV RMS on all channels as shown in Figure 11a . The noise level is consistently sub-mV over a ±20
• C temperature range around room temperature. Above ∼20
• C, the electronics noise increases with temperature, which is consistent with the thermal noise expectation of k B T /C (Figure 11b ). The noise figure is dominated by broadband thermal noise on the 20 fF sampling capacitor, which contributes 450 µV (RMS 60 electrons) at 300 K. Other noise sources include the ADC ramp generator and comparator. The noise corresponds to roughly 3 least significant bits (LSBs), reducing the DC RMS dynamic range to 10.5 bits over the signal voltage range.
Power
The power consumption is dominated by the ADC, which simultaneously clocks 1536 ripple counters and several hundred large digital buffers at up to 1.4 GHz. The total power draw per chip as a function of ADC clock rate is shown in Figure 12 . To reduce the steady state power consumption and to separate the chip's digital processes from the analog sampling, the ADC is run only after a trigger is sent to the chip. Without a trigger, the quiescent power consumption is ∼40 mW per chip, including the locked VCDL sampling at 10.24 GSa/s and the current biases of all the comparators.
At the maximum PSEC4 sustained trigger rate of 50 kHz, in which the ADC is running 20% of the time, a maximum average power of 100 mW is drawn per chip. 
Frequency Response
The target analog bandwidth for the PSEC4 design was ≥1 GHz. The bandwidth is limited by the parasitic input capacitance (C in ), which drops the input impedance at high frequencies 6 as where R term is an external 50 Ω termination resistor. Accordingly, the expected half-power bandwidth is given by:
The extracted C in from post-layout studies was ∼2 pF, projecting a -3 dB bandwidth of 1.5 GHz which corresponds to the measured value shown in Figure 13a . The chip package-to-die bondwire inductance gives a resonance in the response above 1 GHz that distorts signal content at these frequencies. An external filter may be added to flatten the response.
The measured channel-to-channel crosstalk is -25 dB below 1 GHz for all channels as shown in Figure 13b . For frequencies less then 700 MHz, this drops to better than -40 dB. The primary crosstalk mechanism is thought to be the mutual inductance between signal bondwires in the chip package. High frequency substrate coupling on the chip or crosstalk between input traces on the PSEC4 evaluation board may also contribute.
Sampling Calibration
For precision waveform feature extraction, both the overall time-base of the VCDL and the cell-to-cell time step variations must be calibrated. With the rate-locking DLL, the overall PSEC4 sampling time base is stably servo-controlled at a default rate of 10.24 GSa/s. The time-base calibration of the individual 256 delay stages, which vary due to cell-to-cell transistor size mismatches in the VCDL, is the next task. Since this is a fixed-pattern variation, the time-base calibration is typically a one-time measurement.
The brute force 'zero-crossing' time-base calibration method is employed [25] . This technique counts the number of times a sine wave input crosses zero voltage at each sample cell. With enough statistics, the corrected time per cell is extracted from the number of zero-crossings (N zeros ) using PSEC4 sampling cell no. 
where T input is the period of the input and N events is the number of digitized sine waveforms. A typical PSEC4 time-base calibration uses 10 6 recorded events of 400 MHz sinusoids.
The variation of the time-base sampling steps is ∼13% as shown in Figure 14a . Due to a relatively large time step at the first cell, the average sampling rate over the remaining VCDL cells is ∼10.4 GSa/s, slightly higher than the nominal rate. With the servo-locking DLL the INL is constrained to be zero at the last cell. Figure 16 : Mean time-base step as measured over a temperature range -1 • C to 46
• C. The sampling rate is held constant over temperature with the on-chip DLL.
A digitized 400 MHz sine wave is shown in Figure 15 after applying the time-base calibration constants.
The non-linearity of the PSEC4 time-base is shown in Figure 14b . Each bin in the plot is indicative of the time-base step between the binned cell and its preceding neighbor cell. The relatively large DNL in the first bin, which corresponds to the delay between the last (cell 256) and first sample cells, is caused by a fixed DLL latency when wrapping the sampling from the last cell to the first.
The mean sampling rate is shown in Figure 16 to be uniform over temperature. This is an expected feature of the on-chip DLL. Fifty-thousand events were recorded at each temperature point and the zero crossing algorithm was run on each dataset. No temperature dependence is observed.
Waveform Timing
The effective timing resolution of a single measurement is calculated by waveform feature extraction after linearity and time-base calibration. A 0.5 V pp , 1.25 ns FWHM Gaussian pulse was created using a 10 GSa/s arbitrary waveform generator (Tektronix AWG5104). The output of the AWG was sent to 2 channels of the ASIC using a broadband-RF 50/50 splitter. Once digitized, an off-line Gaussian functional fit is performed to the leading edge of the pulse. The pulse times from both channels are extracted from the fit and are subtracted on an event-by-event basis.
The timing resolution was measured by asynchronous pulse injection to two channels of PSEC4. In this measurement, the two pulses were delayed relative to one-another and the waveforms were captured uniformly across the 25 ns PSEC4 sampling buffer. Ten-thousand events were recorded at each delay stage. The time difference resolution was extracted before and after applying the time-base calibration to both channels. Figures 17a and 17b show the timing resolution results for pulse separations in the PSEC4 buffer of 0 ns and 16 ns, respectively. For uncalibrated data in which the pulse separation is non-zero, the bimodal timing distribution is due to the fixed DLL-wraparound offset.
A PSEC4-calibrated timing resolution of 9 ps or better was measured over a 20 ns span of pulse separation as shown in Figure 18 . The 1σ resolution was extracted by fitting the calibrated timing distributions shown in Figure 17 . For simultaneous pulses the resolution is ∼4 ps, but the timing resolution slightly degrades as the time difference between pulses is increased. The large RMS in the timing for uncalibrated data is due to the DLL wraparound offset of roughly 400 ps. 
Performance Summary
The performance and key architecture parameters of PSEC4 are summarized in Table 1 .
Conclusions
We have described the architecture and performance of the PSEC4 waveform digitizing ASIC. The advantages of implementing waveform sampling IC design in a deeper sub-micron process are shown, with measured sampling rates of up to 15 GSa/s and analog bandwidths of 1.5 GHz. Potential 0.13 µm design issues, such as leakage and dynamic range, were optimized and provide a 1 V dynamic range with submV electronics noise. After a one-time timebase calibration, it is possible to extract precision timing measurements (4 -9 psec) when applying a simple rising-edge fit to the PSEC4 digitized waveform. 
